Abstract: Modular reduction of large values is a core operation in most common public-key cryptosystems that involves intensive computations in finite fields. Within such schemes, efficiency is a critical issue for the effectiveness of practical implementation of modular reduction. Recently, Residue Number Systems have drawn attention in cryptography application as they provide a good means for extreme long integer arithmetic and their carry-free operations make parallel implementation feasible. In this paper, we present an algorithm to calculate the precise value of "X mod p "directly in the RNS representation of an integer. The pipe-lined, non-pipe-lined, and parallel hardware architectures are proposed and implemented on XILINX FPGAs.
Introduction
The residue number system (RNS) has been proposed by Svoboda and Valach in 1955 [1] and independently by Garner in 1959 [2] . It uses a base of co-prime moduli {m 1 , m 2 , · · · , m N } to split an integer X into small integers {x 1 , x 2 , · · · , x N } where x i is the residue of X divided by m i denoted as x i = X mod m i or simply x i = X m i .
Conversion to RNS is straightforward. Reverse conversion is complex and uses the Chinese Remainder Theorem (CRT) [3] . Addition, subtraction, and multiplication in RNS are very efficient. These operations are performed on residues in parallel and independently, without carry propagation between them. The natural parallelism and carry-free properties speed up computations in RNS and provide a high level of design modularity and scalability.
One of the most interesting developments has been the applications of RNS in cryptography [3] . Some cryptographic algorithms which need big word lengths ranging from 2048 bits to 4096 bits like RSA (Rivest-Shamir-Adleman) algorithm [4] , have been implemented in RNS [5, 6] . RNS is also an appealing method in Elliptic Curve Cryptography (ECC) where the sizes range from 160 to 256 bits.
The modular reduction is the core function in public key cryptosystems, where all calculations are done in a finite field with characteristic p.
The first RNS modular reduction proposed by Karl and Reinhard Posch [7] in 1995 was based on the Montgomery reduction algorithm [8] . Their proposed algorithm needed two RNS base extension operations. They used a floating point computation for correction of the base extension in their architecture that was not compatible with the RNS representation.
The main advantage of the RNS Montgomery reduction method is its efficiency in using hardware resources. In this algorithm, half of the RNS channels are involved at a time. Two base extension operations are used to retrieve the other half of the RNS set. The base extension is a costly operation and limits the speed of the algorithm. In 1998, Bajard et al. [9] introduced a new Montgomery RNS reduction architecture using mixed radix system (MRS) [3] representation for base extensions. Due to the recursive nature of MRS, this method is hard to implement in the hardware. Based on Shenoy and Kumaresan work in [10] , Bajard et al. proposed a Montgomery RNS modular reduction algorithm in 1998, using residue recovery for the base extension [11] . In 2000, the floating point approach of [7] was improved by Kawamura et al. [12] by introducing the cox-rower architecture that is well adapted to hardware implementation. In 2014, Bajard and Merkiche [13] proposed an improvement in cox-rower architecture by introducing a second level of Montgomery reduction within each RNS unit. Several variants and improvements on the RNS montgomery modular reduction have been discussed in the literature [2, [14] [15] [16] [17] . The most recent work in [18] proposed the application of quadratic residues in the RNS Montgomery reduction algorithm.
Modular reduction based on the sum of residues (SOR) algorithm was first presented by Phillips et al. [19] in 2010. The SOR algorithm hardware implementation was proposed later in [20] . A disadvantage of the SOR algorithm is that unlike the Montgomery reduction method, the output is an unknown and variable factor of the "X mod p" value. Although this algorithm offers a high level of parallelism in calculations, the proposed implementation in [20] is considerably big in area.
In this paper, we do an improvement to the sum of residues algorithm by introducing the correction factor κ to obtain a precise result. Using an efficient moduli set, we also propose a new design to improve the area in comparison to [20] . The timing of our design is improved compared to RNS Montgomery reduction as well. Two implementations are done for the 256-bit prime field of the SEC2P256K1 [21] and the 255-bit prime field of the ED25519 [22] elliptic curves respectively. It can be extended to other prime fields using the same methodology.
Section 2 of this paper is a quick review of the sum of residues reduction algorithm and the related works already published in the literature. Section 3 is mainly our contribution to the correction of the sum of residues algorithm and improving speed and area using efficient RNS base (moduli set). Section 4 presents our proposed hardware architectures and implementation results. Table A1 in Appendix A summarises the notations applied in this paper.
Background
Representation of the integer X, 0 ≤ X < M, using CRT (Chinese Reminder Theorem) is [3] :
where, N is the number of moduli in moduli set of co-primes B = {m 1 , m 2 , · · · , m N }.
We assume that: 2 n > m 1 > · · · > m N > 2 n−1 . As a result, the dynamic range is 2 N·(n−1)
The values of M, M i , and M i −1 are known and pre-computed for hardware implementation.
Consider two l-bit integer X and Y. The multiplication result Z = X · Y is a 2l-bit integer. The representation of Z in RNS is :
where,
The CRT enforces condition Z < M. Otherwise, the N-tuple RNS set in (2) do not represent the correct integer Z. In other terms, the bit length of the moduli (n) and the number of moduli (N) must be chosen such that the condition 2l < log 2 M < N · n is satisfied.
, the integer Z can be presented as:
An integer coefficient α can be found such that [3] :
Reducing Z by the modulus p yields:
The RNS multiplications x i y i m i and z i M i
can be easily performed by an unsigned integer n × n multiplier and a modular reduction detailed in Section 2.1. Calculation of α is outlined in Section 2.2.
Efficient RNS Modular Reduction
An RNS modular multiplication in the 256-bit prime field requires a dynamic range of at least 512 bits. In our design this is provided by eight 66-bit pseudo-Mersenne co-prime moduli as presented in Table 1 . This moduli set provides a 528-bit dynamic range. The optimal RNS bases are discussed in [23] . Modular reduction implementation using moduli set in general form of m i = 2 n − 2 t i − 1 (here n = 66) is very fast and low-cost in hardware [24] . Suppose B is a 2n-bit integer (0 ≤ B < 2 2n ). It can be broken up into two n-bit most significant and least significant integers denoted as B H and B L respectively. In other terms, ).
Similarly,
So, the final result is:
The modular reduction of 0 ≤ B ≤ 2 2n can be calculated at the cost of one 4-input n-bit CSA (Carry Save Adder) compare to Barrett method [25] that requires two multipliers.
Calculation of α
By dividing both sides of (4) to M we obtain:
Since 0 ≤ Z M < 1, then:
It is known that: 0 ≤
Calculation of α has been discussed in [12, 20] . It is shown that choosing proper constants q and ∆ and enforcing boundary condition of (12), α can be calculated using (13) .
Algorithm 1 is used to calculate the coefficient α. A Maple program was written to find the optimal q and ∆. Choosing q = 8, for the 66-bit moduli set in Table 1 , we realised that ∆ = 1 2 4 is suitable for the whole effective dynamic range. The hardware realisation of (13) is an N-input q-bit adder with offset 2 q · ∆. Note that the effective dynamic range by applying boundary condition in (12), isM = (1 − 1 2 4 )M ; that is greater than the minimum required bit length (512 bits).
Improved Sum of Residues (SOR) Algorithm
Here, we introduce an integer V as:
Comparing (5) and (14), it can be realised that the difference is a factor of modulus p. Recalling the fact that for any integer Z we can find an integer κ such that
(ν and µ are constants such that:
The factor (κ) is a function of γ i , not a constant. Therefore the value of V -which is actually the output of SOR algorithm introduced in [19, 20] -is not presenting the true reduction of Z p . In fact:
The values of M i p and αM p for α ∈ {0, 1, · · · , N − 1} are known and can be implemented in hardware as pre-computed constants. The RNS form of V resulted from (14) is:
If (17) 
Calculation of κ
Dividing two sides of (16) by p yields:
The coefficient κ is an integer. Reminding that Z p p < 1 and
The modulus p is considered to be a pseudo Mersenne prime in general form of p = 2 W − where 2 W . For example: p S = 2 256 − 2 32 − 2 9 − 2 8 − 2 7 − 2 6 − 2 4 − 1 and p E = 2 255 − 19 are the field modulus for the NIST recommended curve SECP256K1 [21] and the Twisted Edwards Curve ED25519 [22] , respectively.
Substitution of fractional equation
Considering that M i p < p and γ i < 2 n , if we choose:
Then,
< 1, and the value of κ resulted from (21) is:
The condition in (22) provides a new boundary for choosing the field modulus p. It is a valid condition for most known prime modulus p used practically in cryptography. Table 2 shows the validity of κ for some standard curves based on (23). The hardware implementation of (23) needs a 66 × 256-bit multiplier. For an efficient hardware implementation, it is essential to avoid such a big multiplier. To compute the value of κ in hardware, we used:
The integer T must be selected such that the equality of (23) and (24) is guaranteed. Using a MAPLE program, we realised that T = 72 for SECP256K1 and T = 71 for ED25519 are the best solutions for an area efficient hardware. In this case, as the term
Similarly, for ED25519, κ can be calculated using the below formula:
The value of
can be pre-computed and saved in the hardware for i = 1 to N. The integer κ is maximum 52-bit long for SECP256K1 and 42-bit long for ED25519. As a result, RNS conversion is not required. (κ i = κ mod m i = κ) and κ can be directly used in RNS calculations. Calculation of κ can be done in parallel and will not impose extra delay in the design. Finally, to find z = X mod p we need to compute κ · p m i . Note that p m i is a constant and can be pre-computed as well. So, we get:
The 
Algorithm 2 presents the RNS modulo p multiplication {x 1 , x 2 , · · · , x N } × {y 1 , y 2 , · · · , y N } mod p over moduli base B using improved sum of residues method. The calculations at stages 4 and 5 are done in parallel. Different levels of parallelism can be achieved in hardware by adding on or more RNS multipliers to perform stage 5.3 calculations in a shorter time.
As discussed, the coefficient κ is a 52-bit(42-bit) integer for SECP256K1(ED25519) design. Consequently, the output of the original SOR algorithm [19] represented in (16) is as big as 308(297) bits. In conclusion, the hardware introduced in [20, 26, 27] cannot calculate two tandem modular multiplications while the product of the second stage inputs has a higher bit number than the dynamic range that violates the CRT. In cryptographic applications, it is generally required to do multiple modular multiplications. Our correction to the SOR algorithm ensures that the inputs of the next multiplication stage are in range.
Algorithm 2: Improved Sum of residues reduction
,and
Require: pre-computed table 
New SOR Algorithm Implementation and Performance
The required memory to implement pre-computed parameters of Algorithm 2 is N((2N + 2)n + n ) bits, where n is the biggest bit number of
In our case n = 55 for SECP256K1 and n = 44 for ED25519. Therefore, the required memory is 9944 and 9856 bits for the SECP256K1 and ED25519 respectively.
In our design, FPGA DSP modules are used for the realisation of eight 66 × 66 bit multipliers that are followed by a combinational reduction logic to build an RNS multiplier. The total number of 128 DSP resources are used for an RNS multiplier. Table 3 lists maximum logic and net delays of the RNS multiplier and the RNS adder(accumulator) implemented on the different FPGA platforms used in this survey. These delays determine the overall design latency and performance. The maximum RNS adder logic and routing latency are less than half of the RNS multiplier logic and net delays. The system clock cycle is chosen such that an RNS addition is complete in one clock period and an RNS multiplication result is ready in two clock periods. will be calculated and accumulated in register Q2. The RNS multiplier must be idle for one clock cycle, letting the RNS adder of the accumulator be completed and latched whenever accumulation of the results is required. The value of κ is calculated in parallel using the hardware shown in Figure 3 . The −κ p m i is calculated at the (3N + 5) and (3N + 6) cycles and will be added to the accumulator Q2 at the last clock cycle. The sum of moduli reduction is completed in (3N + 7) clock cycles. Figure A1 in appendix A shows the data flow diagram of SOR_1M_N architecture at every clock cycle. A pipe-lined design is depicted in Figure 4 . Here, an extra register Q3 latches the RNS multiplier's output. So, The idle cycles in SOR_1M_N are removed. We call this design SOR_1M_P. The data flow diagram of SOR_1M_P architecture is illustrated in Figure A2 in Appendix A. Algorithm 2 can be performed in 2(N + 4) clock cycles using this architecture. Parallel designs are possible by adding RNS multipliers to the design. Figure 5 shows the architecture of using two identical RNS multipliers in parallel to implement algorithm 2. We tag this architecture as SOR_2M. The calculation of γ i M i p m j , (i = 1 · · · N) is split between two RNS multipliers. So, the required time to calculate all the N terms is halved. As shown in Figure 3 , An extra n × n multiplier is also required to calculate κ in time. The latency of SOM_2M architecture is 2( N 2 + 5) clock cycles. Theoretically, the latency could be as small as 12 clock cycles using N parallel RNS multipliers. Figure A3 in appendix A shows the data flow diagram of SOM_2M architecture. Table 4 , shows implementation results on ARTIX 7, VIRTEX 7, KINTEX 7, VIRTEX UltraScale+™, and KINTEX UltraScale+ FPGA series. VIVADO 2017.4 is used for VHDL codes synthesis. On a Xilinx VIRTEX 7 platform, as shown in Table 3 , a 66-bit modular multiplication was achieved in 11.525 ns and a 66-bit RNS addition was performed in 3.93 ns. Considering the maximum net delays, clock frequency 125 MHz is achievable. The fastest design is realised using KINTEX UltraScale+ that clock frequency 187.13 MHz is reachable. Figure 6 summarises the latency and throughput of SOR_1M_N, SOR_1M_P, and SOR_2M on different Xilinx FPGA series for ease of comparison. 
Comparison
In Table 5 , we have outlined implementation results of recent similar works in the context of RNS. The design in [20] and [27] are based on the SOR algorithm in [19] . Both of them use forty 14-bit co-prime moduli as RNS base to provide a 560-bit dynamic range. Barrett reduction method [25] is used for moduli multiplication at each channel. The Barrett reduction algorithm costs 2 multiplications and one subtraction which is not an optimised method for high-speed designs. The design in [20] is a combinational logic and performs an RNS modular reduction in one clock cycles. The area of this design is reported in [27] which is equivalent to (34.34 KLUTs, 2016 DSPs) for non pipe-lined and (36.5 KLUTs, 2016 DSPs) for pipe-lined architectures. The MM_SPA design in [27] , is a more reasonable design in terms of the logic size (11.43 KLUT, 512 DSPs). However, in contrast to our SOR_2M design on VIRTEX-7, it consumes more hardware resources and in terms of speed, it is considerably slower. These designs, are based on SOR algorithm in [19] that is not performing a complete reduction. As discussed in Section 3.1, their outputs can exceed the RNS dynamic range and give out completely incorrect results.
A survey on RNS Montgomery reduction algorithm and the improvements in this context is presented in [18] . The application of quadratic residues in RNS modular reduction is then presented and two algorithms sQ-RNS and dQ-RNS are proposed. The authors used eight 65-bit moduli base for their RNS hardware which is similar to our design. The achieved clock frequencies for these two designs are 139.5 MHz and 142.7 MHz, respectively. The input considered for the algorithms is the RNS presentation of "K 2 · x"; where "x" is equivalent to Z in our notations in Equation (2) and "K 2 " is a constant. To do a fair comparison, it is required to consider two initial RNS multiplications to get the input ready for the algorithms sQ-RNS and dQ-RNS. This adds two stages of full range RNS multiplication to the design. As illustrated on Figure 13 of [18] it takes 3 clock cycles to perform one multiplication and reduction. So, at the maximum working clock frequency, 42 ns will be added to the latency of the proposed RNS modular reduction circuit. As a result, the equivalent latency for an RNS reduction for sQ-RNs and dQ-RNS reduction hardware is 150.53 ns and 168.18 ns, respectively. Consider that the output of these algorithms is a factor of " x · M −1 p ", not the precise value of " x p ". The RNS Montgomery reduction algorithms use half of moduli set. This makes the hardware area efficient, but it still full moduli range multiplication are required for computations. On the same FPGA platform used in [18] , i.e., KINTEX Ultra Scale+ ™, we achieved the latency of 128.3 ns and 96.3 ns with our SOR_1M_P and SOR_2M designs, respectively. The latency of SOR_2M showed 36% improvement compare to sQ-RNS and 41.1% improvement in contrast to MM_SPA on similar FPGA platforms. Similarly, there is 14.9% and 27.6% improvement of SOR_1M_P latency in compare to sQ-RNS and MM_SPA designs, respectively. The latency of our SOR_M_N, however, is very close to sQ-RNS and MM_SPA designs.
Conclusions
We introduced a coefficient κ to make a correction on the SOR algorithm to compute the precise value of modular reduction directly in Residue Number Systems for application in cryptography. We also proposed three hardware architectures for the new SOR algorithm and implemented them on different FPGA platforms. Comparing our implementation results to recent similar works showed an improvement achieved in terms of the speed. The sum of residues algorithm is naturally modular and can use parallel multipliers to speed up calculations. It fits for applications where high-speed modular calculations are in demand. This algorithm uses more hardware resources in compare to RNS Montgomery reduction method. Variants of the SOR algorithm can be studied in future works to achieve an area efficient hardware. B Is a 2n-bit integer, product of two RNS channels.
B H
Is the n most significant bits of B, i.e., B H = B 2 n . B L Is the n least significant bits of B, i.e., B L = B mod 2 n .
B HHi
Is the t i most significant bits of 2 ti B H , i.e., B HHi = B H 2 n−ti .
B HLi
Is the n least significant bits of 2 ti B H , i.e., B HLi = 2 ti B H mod 2 n .
A denotes accumulator in Algorithm 1 and Figures A1-A3 .
X,Y
Integers that meet the condition 0 ≤ X · Y < M.
Z
An integer considered as product of X and Y.
x i
The residue of integer X in channel m i i.e., x i = X mod m i .
Z p
Mod operation Z mod p.
RNS(X)
The RNS function. Returns the RNS representation of integer X. W Bit-length of modulus p, i.e., W = log 2 p .
